Home
last modified time | relevance | path

Searched defs:val (Results 1 – 25 of 312) sorted by relevance

12345678910>>...13

/arm-trusted-firmware/plat/nvidia/tegra/drivers/flowctrl/
H A Dflowctrl.c47 static inline void tegra_fc_cc4_ctrl(int cpu_id, uint32_t val) in tegra_fc_cc4_ctrl() argument
53 static inline void tegra_fc_cpu_csr(int cpu_id, uint32_t val) in tegra_fc_cpu_csr() argument
59 static inline void tegra_fc_halt_cpu(int cpu_id, uint32_t val) in tegra_fc_halt_cpu() argument
67 uint32_t val; in tegra_fc_prepare_suspend() local
137 uint32_t val; tegra_fc_cluster_idle() local
158 uint32_t val; tegra_fc_cluster_powerdn() local
179 uint32_t val; tegra_fc_is_ccx_allowed() local
204 uint32_t val; tegra_fc_soc_powerdn() local
233 uint32_t val; tegra_fc_cpu_off() local
251 uint32_t val; tegra_fc_lock_active_cluster() local
307 uint32_t val = tegra_fc_read_32(FLOW_CTLR_FLOW_DBG_QUAL); tegra_fc_enable_fiq_to_ccplex_routing() local
318 uint32_t val = tegra_fc_read_32(FLOW_CTLR_FLOW_DBG_QUAL); tegra_fc_disable_fiq_to_ccplex_routing() local
[all...]
/arm-trusted-firmware/drivers/arm/gic/v2/
H A Dgicv2_private.h46 uint8_t val = target & GIC_TARGET_CPU_MASK; in gicd_set_itargetsr() local
51 static inline void gicd_write_sgir(uintptr_t base, unsigned int val) in gicd_write_sgir() argument
114 static inline void gicc_write_ctlr(uintptr_t base, unsigned int val) in gicc_write_ctlr() argument
119 static inline void gicc_write_pmr(uintptr_t base, unsigned int val) in gicc_write_pmr() argument
124 static inline void gicc_write_BPR(uintptr_t base, unsigned int val) in gicc_write_BPR() argument
130 gicc_write_IAR(uintptr_t base,unsigned int val) gicc_write_IAR() argument
135 gicc_write_EOIR(uintptr_t base,unsigned int val) gicc_write_EOIR() argument
140 gicc_write_hppir(uintptr_t base,unsigned int val) gicc_write_hppir() argument
145 gicc_write_dir(uintptr_t base,unsigned int val) gicc_write_dir() argument
[all...]
/arm-trusted-firmware/plat/nvidia/tegra/soc/t210/drivers/se/
H A Dsecurity_engine.c144 uint32_t val = 0; in tegra_se_operation_complete() local
212 uint32_t val = 0; tegra_se_operation_prepare() local
243 uint32_t val = 0; tegra_se_context_save_atomic() local
371 uint32_t val; tegra_se_generate_srk() local
410 uint32_t val; tegra_se_lp_generate_random_data() local
508 uint32_t val = 0; tegra_se_lp_sticky_bits_context_save() local
541 uint32_t val = 0; tegra_se_aeskeytable_context_save() local
622 uint32_t val = 0; tegra_se_lp_rsakeytable_context_save() local
705 uint32_t val = 0; tegra_se_pkakeytable_context_save() local
758 uint32_t val; tegra_se_lock() local
899 uint32_t val = 0; tegra_se_init() local
918 uint32_t val = 0; tegra_se_enable_clocks() local
950 uint32_t val = 0; tegra_se_disable_clocks() local
970 uint32_t val = 0; tegra_se_suspend() local
1011 uint32_t val = 0; tegra_se_save_tzram() local
1047 uint32_t val; tegra_se_warm_boot_resume() local
[all...]
/arm-trusted-firmware/drivers/arm/gic/v3/
H A Dgic600ae_fmu_helpers.c19 #define GIC_FMU_WRITE_32(base, reg, val) \ argument
31 #define GIC_FMU_WRITE_64(base, reg, n, val) \ argument
66 #define GIC_FMU_WRITE_ON_IDLE_32(base, reg, val) \ argument
76 #define GIC_FMU_WRITE_ON_IDLE_64(base, reg, n, val) \ argument
203 void gic_fmu_write_errctlr(uintptr_t base, unsigned int n, uint64_t val) in gic_fmu_write_errctlr() argument
212 gic_fmu_write_errstatus(uintptr_t base,unsigned int n,uint64_t val) gic_fmu_write_errstatus() argument
221 gic_fmu_write_pingctlr(uintptr_t base,uint32_t val) gic_fmu_write_pingctlr() argument
229 gic_fmu_write_pingnow(uintptr_t base,uint32_t val) gic_fmu_write_pingnow() argument
238 gic_fmu_write_smen(uintptr_t base,uint32_t val) gic_fmu_write_smen() argument
248 gic_fmu_write_sminjerr(uintptr_t base,uint32_t val) gic_fmu_write_sminjerr() argument
257 gic_fmu_write_pingmask(uintptr_t base,uint64_t val) gic_fmu_write_pingmask() argument
[all...]
H A Dgicv3_private.h76 #define GICD_WRITE_8(REG, base, id, val) \ argument
79 #define GICD_WRITE(REG, base, id, val) \ argument
82 #define GICD_WRITE_64(REG, base, id, val) \ argument
137 #define GICR_WRITE_8(REG, base, id, val) \ argument
140 #define GICR_WRITE(REG, base, id, val) \ argument
317 gicr_write_ctlr(uintptr_t base,uint32_t val) gicr_write_ctlr() argument
332 gicr_write_waker(uintptr_t base,uint32_t val) gicr_write_waker() argument
375 gicr_write_icenabler0(uintptr_t base,unsigned int val) gicr_write_icenabler0() argument
391 gicr_write_icenabler(uintptr_t base,unsigned int reg_num,unsigned int val) gicr_write_icenabler() argument
409 gicr_write_icfgr0(uintptr_t base,unsigned int val) gicr_write_icfgr0() argument
414 gicr_write_icfgr1(uintptr_t base,unsigned int val) gicr_write_icfgr1() argument
429 gicr_write_icfgr(uintptr_t base,unsigned int reg_num,unsigned int val) gicr_write_icfgr() argument
437 gicr_write_icpendr0(uintptr_t base,unsigned int val) gicr_write_icpendr0() argument
447 gicr_write_icpendr(uintptr_t base,unsigned int reg_num,unsigned int val) gicr_write_icpendr() argument
460 gicr_write_igroupr0(uintptr_t base,unsigned int val) gicr_write_igroupr0() argument
476 gicr_write_igroupr(uintptr_t base,unsigned int reg_num,unsigned int val) gicr_write_igroupr() argument
489 gicr_write_igrpmodr0(uintptr_t base,unsigned int val) gicr_write_igrpmodr0() argument
505 gicr_write_igrpmodr(uintptr_t base,unsigned int reg_num,unsigned int val) gicr_write_igrpmodr() argument
521 gicr_ipriorityr_write(uintptr_t base,unsigned int reg_num,unsigned int val) gicr_ipriorityr_write() argument
534 gicr_write_isactiver0(uintptr_t base,unsigned int val) gicr_write_isactiver0() argument
550 gicr_write_isactiver(uintptr_t base,unsigned int reg_num,unsigned int val) gicr_write_isactiver() argument
563 gicr_write_isenabler0(uintptr_t base,unsigned int val) gicr_write_isenabler0() argument
579 gicr_write_isenabler(uintptr_t base,unsigned int reg_num,unsigned int val) gicr_write_isenabler() argument
592 gicr_write_ispendr0(uintptr_t base,unsigned int val) gicr_write_ispendr0() argument
608 gicr_write_ispendr(uintptr_t base,unsigned int reg_num,unsigned int val) gicr_write_ispendr() argument
621 gicr_write_nsacr(uintptr_t base,unsigned int val) gicr_write_nsacr() argument
634 gicr_write_propbaser(uintptr_t base,uint64_t val) gicr_write_propbaser() argument
647 gicr_write_pendbaser(uintptr_t base,uint64_t val) gicr_write_pendbaser() argument
660 gits_write_ctlr(uintptr_t base,uint32_t val) gits_write_ctlr() argument
670 gits_write_cbaser(uintptr_t base,uint64_t val) gits_write_cbaser() argument
680 gits_write_cwriter(uintptr_t base,uint64_t val) gits_write_cwriter() argument
693 gits_write_baser(uintptr_t base,unsigned int its_table_id,uint64_t val) gits_write_baser() argument
[all...]
H A Dgicdv3_helpers.c143 void gicd_write_icfgr(uintptr_t base, unsigned int id, unsigned int val) in gicd_write_icfgr() argument
157 void gicd_write_igroupr(uintptr_t base, unsigned int id, unsigned int val) in gicd_write_igroupr() argument
171 void gicd_write_igrpmodr(uintptr_t base, unsigned int id, unsigned int val) in gicd_write_igrpmodr() argument
185 void gicd_write_ipriorityr(uintptr_t base, unsigned int id, unsigned int val) in gicd_write_ipriorityr() argument
199 void gicd_write_isactiver(uintptr_t base, unsigned int id, unsigned int val) in gicd_write_isactiver() argument
213 gicd_write_isenabler(uintptr_t base,unsigned int id,unsigned int val) gicd_write_isenabler() argument
227 gicd_write_ispendr(uintptr_t base,unsigned int id,unsigned int val) gicd_write_ispendr() argument
241 gicd_write_nsacr(uintptr_t base,unsigned int id,unsigned int val) gicd_write_nsacr() argument
[all...]
/arm-trusted-firmware/drivers/marvell/
H A Dmci.c74 #define MCI_DID_GLOBAL_ASSIGN_REQ_MCI_LOCAL_ID(val) (((val) & 0xFF) << 16) argument
76 #define MCI_DID_GLOBAL_ASSIGN_REQ_MCI_COUNT(val) (((val) & 0xFF) << 8) argument
78 #define MCI_DID_GLOBAL_ASSIGN_REQ_HOPS_NUM(val) (((val) & 0xFF) << 0) argument
85 #define MCI_CTRL_RX_TX_MEM_CFG_RQ_THRESH(val) (((val) & 0xFF) << 24) argument
86 #define MCI_CTRL_RX_TX_MEM_CFG_PQ_THRESH(val) (((val) argument
87 MCI_CTRL_RX_TX_MEM_CFG_NQ_THRESH(val) global() argument
88 MCI_CTRL_RX_TX_MEM_CFG_DELTA_THRESH(val) global() argument
89 MCI_CTRL_RX_TX_MEM_CFG_RTC(val) global() argument
90 MCI_CTRL_RX_TX_MEM_CFG_WTC(val) global() argument
148 MCI_CTRL_MCI_PHY_SET_DLO_FIFO_FULL_TRESH(val) global() argument
149 MCI_CTRL_MCI_PHY_SET_PHY_MAX_SPEED(val) global() argument
150 MCI_CTRL_MCI_PHY_SET_PHYCLK_SEL(val) global() argument
151 MCI_CTRL_MCI_PHY_SET_REFCLK_FREQ_SEL(val) global() argument
152 MCI_CTRL_MCI_PHY_SET_AUTO_LINK_EN(val) global() argument
168 MCI_CTRL_IHB_MODE_HBCLK_DIV(val) global() argument
175 MCI_CTRL_IHB_MODE_SEQFF_FINE_MOD(val) global() argument
176 MCI_CTRL_IHB_MODE_RX_COMB_THRESH(val) global() argument
177 MCI_CTRL_IHB_MODE_TX_COMB_THRESH(val) global() argument
207 MCI_HB_CTRL_WIN0_DEST_VALID_FLAG(val) global() argument
208 MCI_HB_CTRL_WIN0_DEST_ID(val) global() argument
215 MCI_HB_CTRL_TX_CTRL_PRI_TH_QOS(val) global() argument
216 MCI_HB_CTRL_TX_CTRL_MAX_RD_CNT(val) global() argument
217 MCI_HB_CTRL_TX_CTRL_MAX_WR_CNT(val) global() argument
[all...]
/arm-trusted-firmware/plat/nvidia/tegra/drivers/pmc/
H A Dpmc.c32 uint32_t val; in tegra_pmc_cpu_on() local
73 uint32_t val; tegra_pmc_cpu_setup() local
86 uint32_t val; tegra_pmc_lock_cpu_vectors() local
106 uint32_t val = tegra_pmc_read_32(PMC_PWRGATE_STATUS); tegra_pmc_is_last_on_cpu() local
[all...]
/arm-trusted-firmware/plat/nvidia/tegra/soc/t186/
H A Dplat_memctrl.c152 uint32_t val, wdata_0, wdata_1; in tegra186_memctrl_reconfig_mss_clients() local
405 uint32_t i, val; tegra186_memctrl_set_overrides() local
614 uint32_t val; plat_memctrl_setup() local
666 uint32_t val; plat_memctrl_tzdram_setup() local
[all...]
/arm-trusted-firmware/drivers/imx/uart/
H A Dimx_uart.c55 static void write_reg(uintptr_t base, uint32_t offset, uint32_t val) in write_reg() argument
68 uint32_t val; in console_imx_uart_core_init() local
134 uint32_t val; console_imx_uart_core_putc() local
160 uint32_t val; console_imx_uart_core_getc() local
[all...]
/arm-trusted-firmware/plat/mediatek/drivers/spm/mt8188/constraints/
H A Dmt_spm_rc_syspll.c117 static int update_rc_condition(int state_id, const void *val) in update_rc_condition() argument
136 static void update_rc_clkbuf_status(const void *val) in update_rc_clkbuf_status() argument
153 static void update_rc_ufs_status(const void *val) in update_rc_ufs_status() argument
170 static void update_rc_usb_peri(const void *val) in update_rc_usb_peri() argument
185 update_rc_usb_infra(const void * val) update_rc_usb_infra() argument
200 update_rc_status(const void * val) update_rc_status() argument
226 spm_update_rc_syspll(int state_id,int type,const void * val) spm_update_rc_syspll() argument
[all...]
H A Dmt_spm_rc_bus26m.c179 static int update_rc_condition(int state_id, const void *val) in update_rc_condition() argument
198 static void update_rc_remain_irqs(const void *val) in update_rc_remain_irqs() argument
203 static void update_rc_fmaudio_adsp(int type, const void *val) in update_rc_fmaudio_adsp() argument
221 static void update_rc_usb_peri(const void *val) in update_rc_usb_peri() argument
236 static void update_rc_usb_infra(const void *val) in update_rc_usb_infra() argument
251 update_rc_status(const void * val) update_rc_status() argument
277 spm_update_rc_bus26m(int state_id,int type,const void * val) spm_update_rc_bus26m() argument
[all...]
H A Dmt_spm_rc_dram.c108 static int update_rc_condition(int state_id, const void *val) in update_rc_condition() argument
123 static void update_rc_clkbuf_status(const void *val) in update_rc_clkbuf_status() argument
140 static void update_rc_ufs_status(const void *val) in update_rc_ufs_status() argument
157 static void update_rc_status(const void *val) in update_rc_status() argument
183 spm_update_rc_dram(int state_id,int type,const void * val) spm_update_rc_dram() argument
[all...]
H A Dmt_spm_rc_internal.h22 #define SPM_RC_UPDATE_COND_RC_ID_GET(val) \ argument
25 #define SPM_RC_UPDATE_COND_ID_GET(val) (val & SPM_RC_UPDATE_COND_ID_MASK) argument
/arm-trusted-firmware/include/services/
H A Ddrtm_svc.h112 #define ARM_DRTM_TPM_FEATURES_SET_PCR_SCHEMA(reg, val) \ argument
120 #define ARM_DRTM_TPM_FEATURES_SET_TPM_HASH(reg, val) \ argument
128 #define ARM_DRTM_TPM_FEATURES_SET_FW_HASH(reg, val) \ argument
136 #define ARM_DRTM_MIN_MEM_REQ_SET_DCE_SIZE(reg, val) \ argument
144 #define ARM_DRTM_MIN_MEM_REQ_SET_MIN_DLME_DATA_SIZE(reg, val) \ argument
153 ARM_DRTM_DMA_PROT_FEATURES_SET_MAX_REGIONS(reg,val) global() argument
162 ARM_DRTM_DMA_PROT_FEATURES_SET_DMA_SUPPORT(reg,val) global() argument
171 ARM_DRTM_TCB_HASH_FEATURES_SET_MAX_NUM_HASHES(reg,val) global() argument
200 ARM_DRTM_REGION_SIZE_TYPE_SET_CACHEABILITY(reg,val) global() argument
210 ARM_DRTM_REGION_SIZE_TYPE_SET_REGION_TYPE(reg,val) global() argument
219 ARM_DRTM_REGION_SIZE_TYPE_SET_4K_PAGE_NUM(reg,val) global() argument
[all...]
/arm-trusted-firmware/plat/brcm/board/stingray/driver/
H A Dusb.c55 uint32_t val; in usb3h_usb2drd_init() local
108 uint32_t val; in usb3drd_init() local
230 uint32_t val; xhci_phy_init() local
[all...]
/arm-trusted-firmware/plat/hisilicon/hikey/
H A Dhisi_ipc.c40 unsigned int val = 0, cpu_val = 0; in hisi_cpus_pd_in_cluster_besides_curr() local
61 unsigned int val; in hisi_cpus_powered_off_besides_curr() local
100 unsigned int val = 0; in hisi_ipc_cpu_on_off() local
132 unsigned int val = 0; hisi_ipc_cluster_on_off() local
163 unsigned int val = 0; hisi_ipc_cpu_suspend() local
179 unsigned int val; hisi_ipc_cluster_suspend() local
[all...]
/arm-trusted-firmware/plat/mediatek/common/lpm/
H A Dmt_lp_api.c11 int ret, val; in mt_audio_update() local
34 int ret, val; in mtk_usb_update() local
/arm-trusted-firmware/plat/nxp/common/soc_errata/
H A Derrata_a008850.c18 uint32_t val = mmio_read_32(cci_base + CTRL_OVERRIDE_REG); in erratum_a008850_early() local
30 uint32_t val = mmio_read_32(cci_base + CTRL_OVERRIDE_REG); in erratum_a008850_post() local
/arm-trusted-firmware/lib/extensions/sys_reg_trace/aarch64/
H A Dsys_reg_trace.c19 uint64_t val = per_world_ctx->ctx_cptr_el3; in sys_reg_trace_enable_per_world() local
31 uint64_t val = per_world_ctx->ctx_cptr_el3; in sys_reg_trace_disable_per_world() local
/arm-trusted-firmware/plat/nvidia/tegra/soc/t194/drivers/se/
H A Dse.c55 uint32_t val = 0, timeout = 0, sha_status, aes_status; in tegra_se_is_operation_complete() local
101 uint32_t val = 0, timeout = 0; in tegra_se_is_ready() local
195 uint32_t val = 0U; in tegra_se_sha256_hash_operation_complete() local
232 uint32_t val = 0U; tegra_se_start_normal_operation() local
275 uint32_t val, last_buf, i; tegra_se_calculate_sha256_hash() local
387 uint32_t val = 0U, hash_offset = 0U, scratch_offset = 0U; tegra_se_save_sha256_pmc_scratch() local
415 int32_t val = 0; tegra_se_calculate_save_sha256() local
[all...]
/arm-trusted-firmware/drivers/brcm/mdio/
H A Dmdio.c18 uint32_t val; in mdio_op_status() local
32 uint16_t val, uint8_t op) in mdio_op() argument
67 int mdio_write(uint16_t busid, uint16_t phyid, uint32_t reg, uint16_t val) in mdio_write() argument
/arm-trusted-firmware/plat/nvidia/tegra/soc/t186/drivers/mce/
H A Dnvg.c22 uint64_t val = 0ULL; in nvg_enter_cstate() local
51 uint64_t val = 0ULL; in nvg_update_cstate_info() local
139 uint64_t val; nvg_write_cstate_stats() local
175 uint64_t val; nvg_is_sc7_allowed() local
235 uint32_t val; nvg_cc3_ctrl() local
[all...]
/arm-trusted-firmware/plat/mediatek/mt8173/
H A Dplat_sip_calls.c29 uint64_t mt_sip_set_authorized_sreg(uint32_t sreg, uint32_t val) in mt_sip_set_authorized_sreg() argument
43 static uint64_t mt_sip_pwr_on_mtcmos(uint32_t val) in mt_sip_pwr_on_mtcmos() argument
54 static uint64_t mt_sip_pwr_off_mtcmos(uint32_t val) in mt_sip_pwr_off_mtcmos() argument
/arm-trusted-firmware/lib/libfdt/
H A Dfdt_addresses.c17 uint32_t val; in fdt_cells() local
36 int val; in fdt_address_cells() local
48 int val; in fdt_size_cells() local
[all...]

12345678910>>...13