| /arm-trusted-firmware/plat/renesas/common/include/ |
| H A D | platform_def.h | 115 #define BL2_BASE U(0xE6304000) macro
118 #define BL2_BASE U(0xE6344000) macro
121 #define BL2_BASE U(0xE6304000) macro
|
| /arm-trusted-firmware/plat/brcm/board/stingray/include/ |
| H A D | platform_def.h | 112 #define BL2_BASE QSPI_BASE_ADDR macro
118 #define BL2_BASE NAND_BASE_ADDR macro
124 #define BL2_BASE (BL1_RW_LIMIT + PAGE_SIZE) macro
|
| /arm-trusted-firmware/plat/hisilicon/poplar/include/ |
| H A D | poplar_layout.h | 125 #define BL2_BASE (LLOADER_TEXT_BASE + BL2_OFFSET) macro
|
| /arm-trusted-firmware/plat/st/stm32mp2/include/ |
| H A D | platform_def.h | 60 #define BL2_BASE STM32MP_BL2_BASE macro
|
| /arm-trusted-firmware/plat/socionext/uniphier/include/ |
| H A D | platform_def.h | 53 #define BL2_BASE (UNIPHIER_MEM_BASE + UNIPHIER_BL2_OFFSET) macro
|
| /arm-trusted-firmware/plat/hisilicon/hikey/include/ |
| H A D | hikey_layout.h | 63 #define BL2_BASE (BL1_RO_BASE) /* 0xf980_1000 */ macro
|
| /arm-trusted-firmware/plat/intel/soc/stratix10/include/ |
| H A D | socfpga_plat_def.h | 66 #define BL2_BASE (0xffe00000) macro
|
| /arm-trusted-firmware/plat/intel/soc/n5x/include/ |
| H A D | socfpga_plat_def.h | 68 #define BL2_BASE (0xffe00000) macro
|
| /arm-trusted-firmware/plat/hisilicon/hikey960/include/ |
| H A D | platform_def.h | 61 #define BL2_BASE (0x1AC00000) macro
|
| /arm-trusted-firmware/include/plat/marvell/armada/a3k/common/ |
| H A D | marvell_def.h | 160 #define BL2_BASE (BL31_BASE - PLAT_MARVELL_MAX_BL2_SIZE) macro
|
| /arm-trusted-firmware/plat/intel/soc/agilex/include/ |
| H A D | socfpga_plat_def.h | 67 #define BL2_BASE (0xffe00000) macro
|
| /arm-trusted-firmware/include/plat/marvell/armada/a8k/common/ |
| H A D | marvell_def.h | 196 #define BL2_BASE (BL31_BASE - PLAT_MARVELL_MAX_BL2_SIZE) macro
|
| /arm-trusted-firmware/plat/intel/soc/agilex5/include/ |
| H A D | socfpga_plat_def.h | 85 #define BL2_BASE (0x00000000) macro
|
| /arm-trusted-firmware/plat/st/stm32mp1/include/ |
| H A D | platform_def.h | 50 #define BL2_BASE STM32MP_BL2_BASE macro
|
| /arm-trusted-firmware/include/plat/nuvoton/common/ |
| H A D | npcm845x_arm_def.h | 435 #define BL2_BASE (ARM_TRUSTED_SRAM_BASE + \ macro
442 #define BL2_BASE (BL1_RW_BASE - PLAT_ARM_MAX_BL2_SIZE) macro
|
| /arm-trusted-firmware/plat/imx/imx7/picopi/include/ |
| H A D | platform_def.h | 118 #define BL2_BASE BL2_RAM_BASE macro
|
| /arm-trusted-firmware/plat/imx/imx7/warp7/include/ |
| H A D | platform_def.h | 121 #define BL2_BASE BL2_RAM_BASE macro
|
| /arm-trusted-firmware/include/plat/arm/common/ |
| H A D | arm_def.h | 591 #define BL2_BASE (ARM_TRUSTED_SRAM_BASE + \ macro
600 #define BL2_BASE (BL1_RW_BASE - PLAT_ARM_MAX_BL2_SIZE) macro
|
| /arm-trusted-firmware/plat/rpi/rpi3/include/ |
| H A D | platform_def.h | 182 #define BL2_BASE (BL2_LIMIT - PLAT_MAX_BL2_SIZE) macro
|
| /arm-trusted-firmware/plat/socionext/synquacer/include/ |
| H A D | platform_def.h | 64 #define BL2_BASE 0x04000000 macro
|
| /arm-trusted-firmware/plat/arm/board/fvp_ve/include/ |
| H A D | platform_def.h | 218 #define BL2_BASE (BL1_RW_BASE - FVP_VE_MAX_BL2_SIZE) macro
|
| /arm-trusted-firmware/plat/arm/board/a5ds/include/ |
| H A D | platform_def.h | 233 #define BL2_BASE (BL1_RW_BASE - A5DS_MAX_BL2_SIZE) macro
|
| /arm-trusted-firmware/plat/imx/imx8m/imx8mm/include/ |
| H A D | platform_def.h | 43 #define BL2_BASE U(0x920000) macro
|
| /arm-trusted-firmware/plat/arm/board/corstone1000/common/include/ |
| H A D | platform_def.h | 138 #define BL2_BASE (BL2_LIMIT - \ macro
|
| /arm-trusted-firmware/plat/imx/imx8m/imx8mp/include/ |
| H A D | platform_def.h | 40 #define BL2_BASE U(0x970000) macro
|