xref: /arm-trusted-firmware/plat/mediatek/mt8183/drivers/timer/mt_timer.c (revision 91f16700b400a8c0651d24a598fc48ee2997a0d7)
1*91f16700Schasinglulu /*
2*91f16700Schasinglulu  * Copyright (c) 2020, MediaTek Inc. All rights reserved.
3*91f16700Schasinglulu  *
4*91f16700Schasinglulu  * SPDX-License-Identifier: BSD-3-Clause
5*91f16700Schasinglulu  */
6*91f16700Schasinglulu #include <arch_helpers.h>
7*91f16700Schasinglulu #include <common/debug.h>
8*91f16700Schasinglulu #include <lib/mmio.h>
9*91f16700Schasinglulu #include <mcucfg.h>
10*91f16700Schasinglulu #include <mt_timer.h>
11*91f16700Schasinglulu #include <platform_def.h>
12*91f16700Schasinglulu 
13*91f16700Schasinglulu static void enable_systimer_compensation(void)
14*91f16700Schasinglulu {
15*91f16700Schasinglulu 	unsigned int reg;
16*91f16700Schasinglulu 
17*91f16700Schasinglulu 	reg = mmio_read_32(CNTCR_REG);
18*91f16700Schasinglulu 	reg &= ~COMP_15_EN;
19*91f16700Schasinglulu 	reg |= COMP_20_EN;
20*91f16700Schasinglulu 	mmio_write_32(CNTCR_REG, reg);
21*91f16700Schasinglulu 
22*91f16700Schasinglulu 	NOTICE("[systimer] CNTCR_REG(0x%x)\n", mmio_read_32(CNTCR_REG));
23*91f16700Schasinglulu }
24*91f16700Schasinglulu 
25*91f16700Schasinglulu void mt_systimer_init(void)
26*91f16700Schasinglulu {
27*91f16700Schasinglulu 	/* systimer is default on, so we only enable systimer compensation */
28*91f16700Schasinglulu 	enable_systimer_compensation();
29*91f16700Schasinglulu }
30