xref: /arm-trusted-firmware/plat/allwinner/sun50i_a64/include/sunxi_mmap.h (revision 91f16700b400a8c0651d24a598fc48ee2997a0d7)
1*91f16700Schasinglulu /*
2*91f16700Schasinglulu  * Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
3*91f16700Schasinglulu  *
4*91f16700Schasinglulu  * SPDX-License-Identifier: BSD-3-Clause
5*91f16700Schasinglulu  */
6*91f16700Schasinglulu 
7*91f16700Schasinglulu #ifndef SUNXI_MMAP_H
8*91f16700Schasinglulu #define SUNXI_MMAP_H
9*91f16700Schasinglulu 
10*91f16700Schasinglulu /* Memory regions */
11*91f16700Schasinglulu #define SUNXI_ROM_BASE			0x00000000
12*91f16700Schasinglulu #define SUNXI_ROM_SIZE			0x00010000
13*91f16700Schasinglulu #define SUNXI_SRAM_BASE			0x00010000
14*91f16700Schasinglulu #define SUNXI_SRAM_SIZE			0x00044000
15*91f16700Schasinglulu #define SUNXI_SRAM_A1_BASE		0x00010000
16*91f16700Schasinglulu #define SUNXI_SRAM_A1_SIZE		0x00008000
17*91f16700Schasinglulu #define SUNXI_SRAM_A2_BASE		0x00040000
18*91f16700Schasinglulu #define SUNXI_SRAM_A2_BL31_OFFSET	0x00004000
19*91f16700Schasinglulu #define SUNXI_SRAM_A2_SIZE		0x00014000
20*91f16700Schasinglulu #define SUNXI_SRAM_C_BASE		0x00018000
21*91f16700Schasinglulu #define SUNXI_SRAM_C_SIZE		0x0001c000
22*91f16700Schasinglulu #define SUNXI_DEV_BASE			0x01000000
23*91f16700Schasinglulu #define SUNXI_DEV_SIZE			0x01000000
24*91f16700Schasinglulu #define SUNXI_DRAM_BASE			0x40000000
25*91f16700Schasinglulu #define SUNXI_DRAM_VIRT_BASE		0x02000000
26*91f16700Schasinglulu 
27*91f16700Schasinglulu /* Memory-mapped devices */
28*91f16700Schasinglulu #define SUNXI_CPU_MBIST_BASE		0x01502000
29*91f16700Schasinglulu #define SUNXI_CPUCFG_BASE		0x01700000
30*91f16700Schasinglulu #define SUNXI_SYSCON_BASE		0x01c00000
31*91f16700Schasinglulu #define SUNXI_DMA_BASE			0x01c02000
32*91f16700Schasinglulu #define SUNXI_KEYMEM_BASE		0x01c0b000
33*91f16700Schasinglulu #define SUNXI_SMHC0_BASE		0x01c0f000
34*91f16700Schasinglulu #define SUNXI_SMHC1_BASE		0x01c10000
35*91f16700Schasinglulu #define SUNXI_SMHC2_BASE		0x01c11000
36*91f16700Schasinglulu #define SUNXI_SID_BASE			0x01c14000
37*91f16700Schasinglulu #define SUNXI_MSGBOX_BASE		0x01c17000
38*91f16700Schasinglulu #define SUNXI_SPINLOCK_BASE		0x01c18000
39*91f16700Schasinglulu #define SUNXI_CCU_BASE			0x01c20000
40*91f16700Schasinglulu #define SUNXI_PIO_BASE			0x01c20800
41*91f16700Schasinglulu #define SUNXI_TIMER_BASE		0x01c20c00
42*91f16700Schasinglulu #define SUNXI_WDOG_BASE			0x01c20ca0
43*91f16700Schasinglulu #define SUNXI_SPC_BASE			0x01c23400
44*91f16700Schasinglulu #define SUNXI_THS_BASE			0x01c25000
45*91f16700Schasinglulu #define SUNXI_UART0_BASE		0x01c28000
46*91f16700Schasinglulu #define SUNXI_UART1_BASE		0x01c28400
47*91f16700Schasinglulu #define SUNXI_UART2_BASE		0x01c28800
48*91f16700Schasinglulu #define SUNXI_UART3_BASE		0x01c28c00
49*91f16700Schasinglulu #define SUNXI_I2C0_BASE			0x01c2ac00
50*91f16700Schasinglulu #define SUNXI_I2C1_BASE			0x01c2b000
51*91f16700Schasinglulu #define SUNXI_I2C2_BASE			0x01c2b400
52*91f16700Schasinglulu #define SUNXI_DRAMCOM_BASE		0x01c62000
53*91f16700Schasinglulu #define SUNXI_DRAMCTL_BASE		0x01c63000
54*91f16700Schasinglulu #define SUNXI_DRAMPHY_BASE		0x01c65000
55*91f16700Schasinglulu #define SUNXI_SPI0_BASE			0x01c68000
56*91f16700Schasinglulu #define SUNXI_SPI1_BASE			0x01c69000
57*91f16700Schasinglulu #define SUNXI_SCU_BASE			0x01c80000
58*91f16700Schasinglulu #define SUNXI_GICD_BASE			0x01c81000
59*91f16700Schasinglulu #define SUNXI_GICC_BASE			0x01c82000
60*91f16700Schasinglulu #define SUNXI_RTC_BASE			0x01f00000
61*91f16700Schasinglulu #define SUNXI_R_TIMER_BASE		0x01f00800
62*91f16700Schasinglulu #define SUNXI_R_INTC_BASE		0x01f00c00
63*91f16700Schasinglulu #define SUNXI_R_WDOG_BASE		0x01f01000
64*91f16700Schasinglulu #define SUNXI_R_PRCM_BASE		0x01f01400
65*91f16700Schasinglulu #define SUNXI_R_TWD_BASE		0x01f01800
66*91f16700Schasinglulu #define SUNXI_R_CPUCFG_BASE		0x01f01c00
67*91f16700Schasinglulu #define SUNXI_R_CIR_BASE		0x01f02000
68*91f16700Schasinglulu #define SUNXI_R_I2C_BASE		0x01f02400
69*91f16700Schasinglulu #define SUNXI_R_UART_BASE		0x01f02800
70*91f16700Schasinglulu #define SUNXI_R_PIO_BASE		0x01f02c00
71*91f16700Schasinglulu #define SUNXI_R_RSB_BASE		0x01f03400
72*91f16700Schasinglulu #define SUNXI_R_PWM_BASE		0x01f03800
73*91f16700Schasinglulu 
74*91f16700Schasinglulu #endif /* SUNXI_MMAP_H */
75