xref: /arm-trusted-firmware/include/drivers/st/stm32mp1_pwr.h (revision 91f16700b400a8c0651d24a598fc48ee2997a0d7)
1*91f16700Schasinglulu /*
2*91f16700Schasinglulu  * Copyright (c) 2017-2018, STMicroelectronics - All Rights Reserved
3*91f16700Schasinglulu  *
4*91f16700Schasinglulu  * SPDX-License-Identifier: BSD-3-Clause
5*91f16700Schasinglulu  */
6*91f16700Schasinglulu 
7*91f16700Schasinglulu #ifndef STM32MP1_PWR_H
8*91f16700Schasinglulu #define STM32MP1_PWR_H
9*91f16700Schasinglulu 
10*91f16700Schasinglulu #include <lib/utils_def.h>
11*91f16700Schasinglulu 
12*91f16700Schasinglulu #define PWR_CR1			U(0x00)
13*91f16700Schasinglulu #define PWR_CR2			U(0x08)
14*91f16700Schasinglulu #define PWR_CR3			U(0x0C)
15*91f16700Schasinglulu #define PWR_MPUCR		U(0x10)
16*91f16700Schasinglulu #define PWR_WKUPCR		U(0x20)
17*91f16700Schasinglulu #define PWR_MPUWKUPENR		U(0x28)
18*91f16700Schasinglulu 
19*91f16700Schasinglulu #define PWR_CR1_LPDS		BIT(0)
20*91f16700Schasinglulu #define PWR_CR1_LPCFG		BIT(1)
21*91f16700Schasinglulu #define PWR_CR1_LVDS		BIT(2)
22*91f16700Schasinglulu #define PWR_CR1_DBP		BIT(8)
23*91f16700Schasinglulu 
24*91f16700Schasinglulu #define PWR_CR3_DDRSREN		BIT(10)
25*91f16700Schasinglulu #define PWR_CR3_DDRSRDIS	BIT(11)
26*91f16700Schasinglulu #define PWR_CR3_DDRRETEN	BIT(12)
27*91f16700Schasinglulu 
28*91f16700Schasinglulu #define PWR_MPUCR_PDDS		BIT(0)
29*91f16700Schasinglulu #define PWR_MPUCR_CSTDBYDIS	BIT(3)
30*91f16700Schasinglulu #define PWR_MPUCR_CSSF		BIT(9)
31*91f16700Schasinglulu 
32*91f16700Schasinglulu #endif /* STM32MP1_PWR_H */
33